Blogs

 

Gate All Around FET

Author : Sarvesh Singh, Physical Design Engineer, SignOff Semiconductors What are GAA (Gate All Around) FET? GAA is somehow similar to FinFETs except the conducting channel is surrounded by gate all around. Thus we get better gate controllability over the channel. The...

read more

Communication Protocols

Author : Ankush Bahad, Physical Design Engineer, SignOff Semiconductors UART UART stands for Universal Asynchronous Receiver-Transmitter. It is commonly used in the microcontroller to communicate with the peripheral. An 8-bit serial data coming from the peripheral...

read more

Bulk CMOS

Author : Bharath Kumar, Physical Design Engineer, SignOff Semiconductors CMOS technology uses both NMOS and PMOS transistors, The transistors are arranged in a structure formed by two complementary networks. Bulk CMOS is a chip built on a standard silicon wafer....

read more

Silicon On Insulator ( SOI )

Author : Abhishek Kumar, Physical Design Engineer, SignOff Semiconductors Author: Ankit Varma, Physical Design Engineer, Signoff Semiconductors Silicon on insulator (SOI) refers to the use of a three layered substrate in place of conventional bulk silicon substrates....

read more

Entry Level Job Openings

Entry level job openings in Physical Design & Analog layout. Candidates from relevant branches are considered for the opening - Electronics, Electrical, VLSI, Digital Electronics “Our vision is to be a leading VLSI design service provider. Quality, Customer...

read more

UPF

Author : Dayanand Shambhu, Physical Design Engineer, SignOff Semiconductors, Power is one of the most concerned factor in the lower node technologies due to sophisticated operation of a system at higher frequencies, complex functionalities, wireless applications and...

read more

Post CTS Optimization

Author : Adhila A., Physical Design Engineer, SignOff Semiconductors, Author : Nisha K. P., Physical Design Engineer, SignOff Semiconductors During Clock tree synthesis, buffers or inverters are added in the clock nets to achieve minimum Insertion delay and Skew,...

read more

STA – Part1

Author : Nishant Lamani, Physical Design Engineer, SignOff Semiconductors, Author : Abhishek Kumar, Physical Design Engineer, SignOff Semiconductors What is STA ? Static timing analysis is one of the techniques used to verify the timing of a digital design. STA is...

read more

FinFET

Author : Nisha K. P., Physical Design Engineer, SignOff Semiconductors What are FinFETs? FinFETs are non-planar transistors built on SOI or Bulk substrate. FinFET describes any fin-based, multi-gate transistor architecture, regardless of the number of gates. The term...

read more

Pulse Width Reduction

Author : Srinivasu Rajanala, Physical Design Engineer, SignOff Semiconductors Please read our blog on cell design to implement clock buffer. What is the need of balanced buffers in clock path (Pulse Width Violation) ? Balanced buffers are preferred for clock tree...

read more

PVT, RC Variation & OCV

Author : Adhila A., Physical Design Engineer, SignOff Semiconductors, Author : Sumeet Anwikar, Physical Design Engineer, SignOff Semiconductors PVT: PVT is abbreviation for Process, Voltage and Temperature. In order to make our chip to work in all possible conditions,...

read more

SignOff checks

Author : Aglow A George, Physical Design Engineer, SignOff Semiconductors Author: Batchu Sri Sai Chaitanya, Physical Design Engineer, Signoff Semiconductors Author: Ashish Kumar Sharma, Physical Design Engineer, Signoff Semiconductors Design Rule Check (DRC) Design...

read more

LEF, DEF & LIB

Author: Ashish Kumar Sharma, Physical Design Engineer, Signoff Semiconductors Library Exchange Format (LEF) The LEF file is the abstract view of cells. It only gives the idea about PR boundary, pin position and metal layer information of a cell. To get the complete...

read more

Life @ SignOff

  “Our vision is to be a leading VLSI design service provider. Quality, Customer success & TTM are our key goals” “We never compromise on technical growth, developing right attitude & approach among engineers, strong work ethics, respect, care, concern...

read more

Synthesis

Author: Batchu Sri Sai Chaitanya, Physical Design Engineer, Signoff Semiconductors Synthesis is process of converting RTL (Synthesizable Verilog code) to technology specific gate level netlist (includes nets, sequential and combinational cells and their connectivity)....

read more